PhD in Mechatronic Engineering (English) with a bachelor's degree | |||||
PhD | TR-NQF-HE: Level 8 | QF-EHEA: Third Cycle | EQF-LLL: Level 8 |
Course Code: | ECE534 | ||||||||
Course Name: | Digital System Design | ||||||||
Course Semester: | Fall | ||||||||
Course Credits: |
|
||||||||
Language of instruction: | EN | ||||||||
Course Requisites: | |||||||||
Does the Course Require Work Experience?: | No | ||||||||
Type of course: | Department Elective | ||||||||
Course Level: |
|
||||||||
Mode of Delivery: | Face to face | ||||||||
Course Coordinator : | Dr.Öğr.Üyesi DİDEM KIVANÇ TÜRELİ | ||||||||
Course Lecturer(s): | |||||||||
Course Assistants: |
Course Objectives: | The purpose of this course is to introduce modern digital design techniques using hardware description languages. |
Course Content: | Introduction to modern digital circuit design techniques using hardware description languages, such as VHDL and Verilog. Coding techniques for combinational and sequential circuits. Timing closure concepts and techniques. Finite state machine and its application. Laboratory exercises range from simple combinational circuits to complex finite state machines and are implemented into Field Programmable Gate Array. |
The students who have succeeded in this course;
|
Week | Subject | Related Preparation |
1) | Introduction and course overview | None |
2) | The Design Process | None |
3) | Design Descriptions and CAD Tools | None |
4) | System Design Concepts | None |
5) | Review of Transistors and PLD devices | None |
6) | Implementation of Logic Functions | None |
7) | Arithmetic Circuits | None |
8) | Building Block Approach for Combinational Circuits | None |
9) | Registers and Counters | None |
10) | Synchronous Sequential Circuits | None |
11) | Synthesis using VHDL | None |
12) | VHDL | None |
13) | VHDL | None |
14) | VHDL | None |
Course Notes / Textbooks: | Class Notes |
References: | HDL Chip Design, Douglas J. Smith, ISBN: 978-0-965-19343-6 Verilog for Digital Design, Frank Vahid, Roman Lysecky, ISBN: 978-0-470-05262-4 VHDL for Digital Design, Frank Vahid, Roman Lysecky, ISBN: 978-0-470-05263-1 |
Learning Outcomes | 1 |
2 |
3 |
4 |
5 |
|
---|---|---|---|---|---|---|
Program Outcomes | ||||||
1) Knowledge and ability to apply the interdisciplinary synergetic approach of mechatronics to the solution of engineering problems | ||||||
2) Ability to design mechatronic products and systems using the mechatronics approach | ||||||
3) Knowledge and ability to analyze and develop existing products or processes with a mechatronics approach | ||||||
4) Ability to communicate effectively and teamwork with other disciplines | ||||||
5) Understanding of performing engineering in accordance with ethical principles | ||||||
6) Understanding of using technology with awareness of local and global socioeconomic impacts | ||||||
7) Approach to knowing and fulfilling the necessity of lifelong learning |
No Effect | 1 Lowest | 2 Low | 3 Average | 4 High | 5 Highest |
Program Outcomes | Level of Contribution | |
1) | Knowledge and ability to apply the interdisciplinary synergetic approach of mechatronics to the solution of engineering problems | |
2) | Ability to design mechatronic products and systems using the mechatronics approach | |
3) | Knowledge and ability to analyze and develop existing products or processes with a mechatronics approach | |
4) | Ability to communicate effectively and teamwork with other disciplines | |
5) | Understanding of performing engineering in accordance with ethical principles | |
6) | Understanding of using technology with awareness of local and global socioeconomic impacts | |
7) | Approach to knowing and fulfilling the necessity of lifelong learning |
Lesson | |
Lab | |
Application (Modelling, Design, Model, Simulation, Experiment etc.) |
Written Exam (Open-ended questions, multiple choice, true-false, matching, fill in the blanks, sequencing) | |
Application |
Semester Requirements | Number of Activities | Level of Contribution |
Laboratory | 5 | % 20 |
Midterms | 1 | % 40 |
Final | 1 | % 40 |
total | % 100 | |
PERCENTAGE OF SEMESTER WORK | % 60 | |
PERCENTAGE OF FINAL WORK | % 40 | |
total | % 100 |
Activities | Number of Activities | Duration (Hours) | Workload |
Course Hours | 14 | 3 | 42 |
Project | 1 | 24 | 24 |
Homework Assignments | 2 | 16 | 32 |
Midterms | 1 | 16 | 16 |
Final | 1 | 24 | 24 |
Total Workload | 138 |